

Targeting multiple accelerator architectures with oneAPI and SYCL

Rafal Bielski – Codeplay Software (ex ATLAS TDAQ)

The 2023 international workshop on the Circular Electron Positron Collider, 3–6 July 2023, Edinburgh

Company

Leaders in enabling high-performance software solutions for new AI processing systems

Enabling the toughest processors with tools and middleware based on open standards

Established 2002 in Scotland, acquired by Intel in 2022 and now ~90 employees

Supported Solutions



An open, cross-industry, SYCL based, unified, multiarchitecture, multivendor programming model that delivers a common developer experience across accelerator architectures • codeplay Enabling AI & HPC to be Open, Safe & Accessible to All



Markets

High Performance Compute (HPC) Automotive ADAS, IoT, Cloud Compute Smartphones & Tablets Medical & Industrial

> Technologies: Artificial Intelligence Vision Processing Machine Learning Big Data Compute

Who we are

- Codeplay is a wholly owned subsidiary of Intel
- Focus on advancing and embracing SYCL and oneAPI





Outline

- 1. Open standards bring freedom and choice
- 2. One SYCL source to target them (accelerators) all
- 3. How SYCL addresses your **parallel programming** needs
- 4. Performance portability across all GPU vendors
- 5. How to use SYCL, oneAPI and Codeplay NVIDIA/AMD plugins
- 6. Example successful projects using SYCL

Open Standards

Locking into proprietary software and hardware stack may **trap** your project and impede your ability to:

- Choose the best hardware, regardless of vendor
- Negotiate the best prices for hardware

The remedy for lock-in is to use products that conform to free, open standards



Image: ALPHA-2 central apparatus (antihydrogen trap) from <u>Nature 578</u>, 375–380 (2020)



Open Standards: oneAPI

oneAPI is a multi-architecture accelerator programming model joining together several open standards, with SYCL at its centre

- **Open:** join the community / special interest groups!
- Multi-architecture: target CPU, GPU, FPGA, specialized chips
- Multi-vendor: implementations allow the same code to target hardware from different vendors



Open Standards: SYCL

- SYCL is a single-source, high-level, standard C++ programming model, that can target a range of heterogeneous platforms
- Open standard provided by the non-profit cross-industry Khronos Group
- Well-defined **concurrency and memory models** enable more optimisation and performance opportunities







Open Standards: SYCL

- Multiple implementations of SYCL exist with different target specialisations
- The same SYCL code can be compiled with any of them and provide **comparable performance** to other SYCL implementations and **to native APIs**
- Focusing today on the DPC++ implementation (open-source fork of llvm) which is at the heart of the Intel oneAPI toolkits



Single C++ source for all architectures

1 2 3 4 5 6	<pre>#include <sycl sycl.hpp=""> #include <vector> int main() { constexpr static size_t N{10000}; std::vector<float> a(N. 1.0f);</float></vector></sycl></pre>	 Standard C++ SYCL 2020 based on ISO C++17 					
7 8 9 10 11 12 13 14 15 16	<pre>std::vector<float> b(N, 2.0f); std::vector<float> c(N, 0.0f); sycl::queue q{}; Device management with queues { sycl::buffer buf_a{a}; sycl::buffer buf_b{b}; sycl::buffer buf_c{c}; q.submit([&](sycl::handler& h){ sycl::accessor acc_a{buf_a, h, sycl::read_write}; }; }</float></float></pre>	 Unlike in other parallel programming APIs, there are: No pragmas or macros No special attributes 					
17 18 19 20 21 22 23	<pre>sycl::accessor acc_b{but_b, h, sycl::read_only}; sycl::accessor acc_c{buf_c, h, sycl::write_only, sycl::no_init h.parallel_for<class my_kernel="">(N, [=](sycl::id<1> id){ acc_a[id] += acc_b[id]; acc_c[id] = 2.0f * acc_a[id]; }); }).wait();</class></pre>	Execute device code					
24 25 26 27 28 29 30	<pre>} for (float x : c) {std::cout << x << " ";} std::cout << std::endl; return 0; }</pre>						
		GPU CPU FPGA Specialised processors					

() codeplay[®]

While SYCL will make writing and deploying code on heterogeneous systems easy for you, it cannot change your algorithms

- CPU and SIMD processors require different **programming paradigms**
- Algorithms which are optimal for one type of processor may perform badly on another
- Truly high-performance software requires the developer to think about the hardware architecture
 - Memory access e.g. efficient data structures, explicit use of local cache
 - Concurrency e.g. avoiding thread divergence within a SIMD work group
- SYCL provides convenient interface to leverage the hardware capabilities
- Easy to dynamically dispatch different algorithms/tuning to different hardware with SYCL device management

See the online article Compare Benefits of CPUs, GPUs, and FPGAs for Different oneAPI Compute Workloads







Bocci A, Innocente V, Kortelainen M, Pantaleo F and Rovere M (2020)

Heterogeneous Reconstruction of Tracks and Primary Vertices With the CMS Pixel Tracker Front. Big Data 3:601728

- the adoption of a different **programming paradigm**;
- the experimental reconstruction framework and its **scheduling** must accommodate for heterogeneous processing;
- the heterogeneous algorithms should achieve the same or better physics performance and processing throughput as their CPU siblings;
- it must be possible to run and validate on conventional machines, without any dedicated resources.

Start your future TDAQ / reconstruction software project today with SYCL and get for free:

Bocci A, Innocente V, Kortelainen M, Pantaleo F and Rovere M (2020) Heterogeneous Reconstruction of Tracks and Primary Vertices With the CMS Pixel Tracker Front. Big Data 3:601728

- the adoption of a different programming paradigm;
- the experimental reconstruction framework and its **scheduling** must accommodate for heterogeneous processing;
- the heterogeneous algorithms should achieve the same or better **physics performance and processing throughput** as their CPU siblings;
- it must be possible to run and validate on conventional machines, without any dedicated resources.

Start your future TDAQ / reconstruction software project today with SYCL and get for free:

• Full flexibility in **choosing hardware** vendors in the future

Bocci A, Innocente V, Kortelainen M, Pantaleo F and Rovere M (2020) Heterogeneous Reconstruction of Tracks and Primary Vertices With the CMS Pixel Tracker Front. Big Data 3:601728

- the adoption of a different programming paradigm;
- the experimental reconstruction framework and its **scheduling** must accommodate for heterogeneous processing;
- the heterogeneous algorithms should achieve the same or better **physics performance and processing throughput** as their CPU siblings;
- it must be possible to run and validate on conventional machines, without any dedicated resources.



Start your future TDAQ / reconstruction software project today with SYCL and get for free:

- Full flexibility in **choosing hardware** vendors in the future
- Easy to get started and provides good transferable skills for your developers writing **standard C++** software

Bocci A, Innocente V, Kortelainen M, Pantaleo F and Rovere M (2020) Heterogeneous Reconstruction of Tracks and Primary Vertices With the CMS Pixel Tracker Front. Big Data 3:601728

- the adoption of a different programming paradigm;
- the experimental reconstruction framework and its **scheduling** must accommodate for heterogeneous processing;
- the heterogeneous algorithms should achieve the same or better **physics performance and processing throughput** as their CPU siblings;
- it must be possible to run and validate on conventional machines, without any dedicated resources.



Start your future TDAQ / reconstruction software project today with SYCL and get for free:

- Full flexibility in choosing hardware vendors in the future
- Easy to get started and provides good transferable skills for your developers – writing standard C++ software
- Can share code between the CPU and GPU implementations

Bocci A, Innocente V, Kortelainen M, Pantaleo F and Rovere M (2020) Heterogeneous Reconstruction of Tracks and Primary Vertices With the CMS Pixel Tracker Front. Big Data 3:601728

- the adoption of a different programming paradigm;
- the experimental reconstruction framework and its **scheduling** must accommodate for heterogeneous processing;
- the heterogeneous algorithms should achieve the same or better **physics performance and processing throughput** as their CPU siblings;
- it must be possible to run and validate on conventional machines, without any dedicated resources.



Start your future TDAQ / reconstruction software project today with SYCL and get for free:

- Full flexibility in **choosing hardware** vendors in the future
- Easy to get started and provides good transferable skills for your developers writing **standard C++** software
- Can share code between the CPU and GPU implementations
- Portable high performance with flexibility to tune further for specific devices





- the adoption of a different programming paradigm;
- the experimental reconstruction framework and its **scheduling** must accommodate for heterogeneous processing;
- the heterogeneous algorithms should achieve the same or better physics performance and processing throughput as their CPU siblings;
- it must be possible to run and validate on conventional machines, without any dedicated resources.

```
sycl::event event = q.submit([&](sycl::handler& h){
    Params params{
        sycl::accessor{buf_a, h, sycl::read_write},
        sycl::accessor{buf_b, h, sycl::read_only},
        sycl::accessor{buf_c, h, sycl::write_only, sycl::no_init}
    };
    if (q.get_device().is_gpu() || validation) {
        h.parallel_for(N, gpu0ptimisedKernel(params));
    } else if (q.get_device().is_cpu()) {
        h.parallel_for(N, cpu0ptimisedKernel(params));
    }
});
// some asynchronous code here, followed by a wait on the event
event.wait_and_throw();
// sync point may be in another scope, just copy the event and wait there
myScheduler.pushEvent(event);
```



Start your future TDAQ / reconstruction software project today with SYCL and get for free:

- Full flexibility in **choosing hardware** vendors in the future
- Easy to get started and provides good transferable skills for your developers writing **standard C++** software
- Can share code between the CPU and GPU implementations
- Portable high performance with flexibility to tune further for specific devices
- Flexibility in validation possible to run GPU kernels on CPU





The development of a heterogeneous reconstruction faces several fundamental challenges:

- the adoption of a different programming paradigm;
- the experimental reconstruction framework and its **scheduling** must accommodate for heterogeneous processing;
- the heterogeneous algorithms should achieve the same or better physics performance and processing throughput as their CPU siblings;
- it must be possible to run and validate on conventional machines, without any dedicated resources.



// sync point may be in another scope, just copy the event and wait there
myScheduler.pushEvent(event);



Start your future TDAQ / reconstruction software project today with SYCL and get for free:

- Full flexibility in **choosing hardware** vendors in the future
- Easy to get started and provides good transferable skills for your developers writing **standard C++** software
- Can share code between the CPU and GPU implementations
- Portable high performance with flexibility to tune further for specific devices
- Flexibility in validation possible to run GPU kernels on CPU.
- Convenient scheduling interface





The development of a heterogeneous reconstruction faces several fundamental challenges:

- the adoption of a different programming paradigm;
- the experimental reconstruction framework and its **scheduling** must accommodate for heterogeneous processing;
- the heterogeneous algorithms should achieve the same or better physics performance and processing throughput as their CPU siblings;
- it must be possible to run and validate on conventional machines, without any dedicated resources.

sycl::event event = q.submit([&](sycl::handler& h){
 Params params{
 sycl::accessor{buf_a, h, sycl::read_write},
 sycl::accessor{buf_b, h, sycl::read_only},
 sycl::accessor{buf_c, h, sycl::write_only, sycl::no_init}
 };
 if (q.get_device().is_gpu() || validation) {
 h.parallel_for(N, gpu0ptimisedKernel(params));
 } else if (q.get_device().is_cpu()) {
 h.parallel_for(N, cpu0ptimisedKernel(params));
 }
});
// some asynchronous code here, followed by a wait on the event
event.wait_and_throw();
// sync point may be in another scope, just copy the event and wait there
myScheduler.pushEvent(event);



Target any GPU with oneAPI and SYCL

Codeplay's flagship product:

Plugins to the Intel oneAPI toolkit adding support for NVIDIA and AMD GPUs

Simply **download from** <u>developer.codeplay.com</u>, install and you're ready to compile SYCL for NVIDIA/AMD GPUs

- Currently only for Ubuntu 22.04 and compatible Linux systems
- Open source build from <u>source</u> for other platforms

Prerequisites:

- Intel oneAPI base toolkit
- GPU vendor drivers and libraries (CUDA/ROCm)



SYCL performance matches native CUDA/HIP

On NVIDIA GPU – SYCL Provides Comparable Performance to CUDA



Testing Date: Performance results are based on testing by Intel as of April 15, 2023 and may not reflect all publicly available updates.

Configuration Details and Workload Settyp:Intel® Xean® Plastrum 8860Y CPU @ 24GHz 2 socket. Hyper Thread On, Turbo On, 256GB Hynk: DDR4-3200, ucode 0xd000363. GPU: Nvidia A100 PCIe 80GB GPU memory. Software: SYCL.open source/CLANG 7:00, CUDA SDK 1/20 with NVIDIA-NVCC 120.7%, cu/N41 20, cu/DN120, Ubuntu 22:041. SYCL.open source/CLANG complier switches: -fscycl-targets-mxptx64-nvidia-cuda, NVIDIA-NVCC complier switches: -03-gencode arch:compute_80.code=sm.B0. Represented workloads with Intel optimizations.

Performance results are based on testing as of dates shown in configurations and may not reflect all publicly available updates. See configuration disclosure for details. No product or component can be absolutely securi

Performance varies by use, configuration, and other factors. Learn more at www.Intel.com/PerformanceIndex. Your costs and results may vary

On AMD GPU – SYCL Provides Comparable Performance to HIP

Relative Performance: AMD SYCL vs. AMD HIP on AMD Instinct MI250 Accelerator (HIP = 1.00)



Testing Date: Performance results are based on testing by Intel as of April 15, 2023 and may not reflect all publicly available update

Configuration Details and Workload Setup: AMD EPYC 7313 CPU @ 30GHz, 2 socket, AMD Smultaneous Multi-Threading Off, AMD Precision Boost Enabled, 512GB DDR4, ucode 0xe001144, GPU: AMD Instinct M1250 OAM, 128GB GPU memory. Software: SYCL, open source/CLANG 700, AMD RoCm530 with roc 53.002262, hpSdver 53.0, rocBLAS 53.0, Ubuntu 20.04.4, SYCL, open source/CLANG Your Classifier switches: -O3-lsycl -lsycl-largets-and-gen-and-andhea-Xsycl-target-backend -official activity-dp/S00, AMD-RoCm compiler switches: -O3. Represented workloads with the ophinizations.

Performance results are based on testing as of dates shown in configurations and may not reflect all publicly available updates. See configuration disclosure for details. No product or component can be absolutely secure

Performance varies by use, configuration, and other factors. Learn more at www.Intel.com/PerformanceIndex. Your costs and results may vary.

See <u>our blog post</u> for more details on these benchmark results



Compile your SYCL code for multiple targets Basic compilation: clang++ -fsycl -fsycl-targets=nvptx64-nvidia-cuda -03 sycl-app.cpp -o sycl-app Compile for Use the SYCL The binary The source file Other flags **Nvidia** compiler Compile for Compile for Compile for AMD NVIDIA Intel Multi-target compilation for specific archs: clang++ -fsycl -fsycl-targets=amdgcn-amd-amdhsa,nvptx64-nvidia-cuda,spir64 \ -Xsycl-target-backend=amdgcn-amd-amdhsa --offload-arch=gfx1010 \ -Xsycl-target-backend=nvptx64-nvidia-cuda --offload-arch=sm 86 \ Set AMD architecture Set NVIDIA -O3 -o sycl-app sycl-app.cpp architecture

Run your multi-target SYCL application

Executing the same binary on different target hardware



Select Intel GPU with the Level Zero or OpenCL backend:

```
ONEAPI_DEVICE_SELECTOR=level_zero:gpu SYCL_PI_TRACE=1 ./sycl-app
ONEAPI_DEVICE_SELECTOR=opencl:gpu SYCL_PI_TRACE=1 ./sycl-app
```

Run on <u>any</u> x86_64 CPU with the OpenCL backend:

ONEAPI_DEVICE_SELECTOR=opencl:cpu SYCL_PI_TRACE=1 ./sycl-app

See the <u>documentation</u> of the environment variables

© codeplay

Debugging

- Use standard tooling for debugging
- Vendor-specific gdb extensions facilitate debugging device code: cuda-gdb for NVIDIA GPU and gdb-oneapi for Intel GPU
- rocgdb for AMD GPU currently not supported, discussion ongoing on upstreaming AMD support for device debug information to llvm
- Debuggers can be integrated with your favourite IDE just like the regular gdb or 11db

Thread 1 "main" hi ::{lambda(sycl::_\ t main.cpp:115	t Breakpoint 1, main::{lambda(sycl: /1::nd_item<1>)#1}::operator()(sycl:	:_V1::handle :_V1::nd_ite	er&)#5}:: em<1>) co	operator(onst (this)(sycl::_V1::handl =0x7fffa3fffb68, i	er&) const tem=) a
115	<pre>float v = svcl::log(1+svcl::exp(-1*/</pre>	A v label[i [:]	1*xp)):			
(cuda-gdb) info cu	ıda kernels					
Kernel Parent De	ev Grid Status	SMs Mask (GridDim	BlockDim	Invocation	
ц 1		<i>(</i>	24 1 1)	(256 1 1)	turninfo arma for	
bda(sycl::_V1::har	dler&)#5}::operator()(sycl::_V1::ha	ndler&) cons	st::compu	(256,1,1) ute()	cypetino name for	יוםנוו::{נמיו
(cooo gob) ccsc 110	for (int i = A row $ptr[i]$: i < A row	w otr[i+1].	++i){			
111	$x_p += A value[i] * x[A col index[]]$	ill:				
112	}					
113						
114	<pre>// compute objective</pre>					
115	<pre>float v = sycl::log(1+sycl::exp(-1*/</pre>	A_y_label[i]]*xp));			
116	<pre>auto atomic_obj_ref = atomic_ref<floor< pre=""></floor<></pre>	oat,				
117	<pre>memory_order::relaxed, memory_scop</pre>	pe::device,				
118	access::address_space::global_space	ce> (total_d	obj_val[(0]);		
119	atomic_obj_ref.fetch_add(v);					
(cuda-gdb) print i \$1 = 1312						
(cuda-gdb) print >	(p					
\$2 = 0.0494509786						
(cuda-gdb) next				>		
	access::address_space::global_space	ce> (total_d	obj_val[(0]);		
(cuda-gdb) print \ ca = o (cozazza)	/					
53 = 0.008/2/338						
(cuua-yub) continu Continuina						
Eswitching focus t	co CUDA kernel 1. arid 4. block (0.0	.0). thread	(0.0.0)	. device 0). sm 0. warp 3. la	ne 01
	to cook kernet if grea if block (0,0	,0), chi cuu	(0,0,0)	, device 0	, sh o, warp s, ca	
Thread 1 "main" hi ::{lambda(sycl::_\ t main.cpp:115	t Breakpoint 1, main::{lambda(sycl: /1::nd_item<1>)#1}::operator()(sycl:	:_V1::handle :_V1::nd_ite	er&)#5}:: em<1>) co	operator(onst (this)(sycl::_V1::handl =0x7fffa3fffb68, i	er&) const tem=) a
115	<pre>float v = sycl::log(1+sycl::exp(-1*/</pre>	A_y_label[i]*xp));			
(cuda-gdb) print >	(p					
\$4 = 0.0241 <u>9</u> 64087						
(cuda-gdb)						

grid 4, block (5,0,0), thread (32,0,0), device 0, sm 10,

Profiling

Use NVIDIA NSight Systems and NSight Compute to profile SYCL code

	NVIDIA Nsight Compute (on ed-dlgpu-168c)	•
e <u>Connection</u> <u>Debug</u> <u>Profile</u> <u>T</u> ools <u>W</u> indow <u>H</u> elr		
Connect @ Disconnect × Terminate 💁 Profile	Kernel 💡 🛇 💁 🏶 🌚 📲 🕶 📲 🤚 💵 🕨 💪 🤤 C. 📲 Baselines 🖷 🧹 🗲 Metric Details	
gd-sycl-dbg.ncu-rep ×		
age: Details 🛛 👻 <u>R</u> esult: 0 - 136 - compute		Copy as Image
Result	Time Cycles Regs GPU SM Frequency CC Process	• • •
Current 136 - compute (24, 1, 1)x(256, 1,	, 1) 1.65 second 1,259,406,848 52 0 - NVIDIA A100-PCIE-40GB 764.98 cycle/usecond 8.0 [3013141] main	
- Occupancy		Ω 🛙
Occupancy is the ratio of the number of active warps pe bility to process warps that is actively in use. Higher or verall performance degradation. Large discrepancies b	r multiprocessor to the maximum number of possible active warps. Another way to view occupancy is the percentag ccupancy does not always result in higher performance, however, low occupancy always reduces the ability to hide la between the theoretical and the achieved occupancy during execution typically indicates highly imbalanced workloads	e of the hardware's tencies, resulting in s.
Theoretical Occupancy [%]	50 Block Limit Registers [block]	
heoretical Active Warps per SM [warp]	32 Block Limit Shared Mem [block]	
Achieved Occupancy [%]	12.24 Block Limit Warps (block)	8
		02
Source/1000 dtay 448 448 440 440 440 440 440 440	-224 -224 -226 -226 -226 -226 -226 -226	256 -248 -240 -232
	Impact of Varying Block Size	
64 Oueding 32		
Ldram 16		

Use AMD ROCProfiler to profile SYCL code



() codeplay*

Support for our plugins



Enterprise Support (currently NVIDIA only)

Our highest level of support, for large teams.

Direct access to Codeplay's engineers and expertise via scheduled calls.

A custom support plan tailored to your requirements.



Priority Support (currently NVIDIA only)

Suited to small teams and individuals.

Access to a ticketed support desk.

Accelerated response time for questions and requests.

https://codeplay.com/company/contact/

See also:

- Instructions, performance guides and blog posts at <u>developer.codeplay.com</u>
- My recent live demo at the oneAPI DevSummit workshop



Forum Support (NVIDIA and AMD)

A public forum moderated by Codeplay engineers.

Available for free.

Engage with the oneAPI community and our engineers.

https://support.codeplay.com



oneAPI Construction Kit

The **oneAPI Construction Kit** enables the CPU to offload compute-intensive kernels to **custom accelerators** Find more details at:

- <u>https://developer.codeplay.com/products/oneapi/construction-kit/home/</u>
- <u>https://github.com/codeplaysoftware/oneapi-construction-kit</u>





SYCL Enables Supercomputers

Codeplay works in partnership with US National Laboratories to enable SYCL on exascale supercomputers



G This work supports the productivity of scientific application developers and users through performance portability of applications between Aurora and Perlmutter.

NVIDIA GPUs

() codeplay[®]

SYCL enables a broad range

of software frameworks

and applications

Celerity

GROMACS

fast, flexible & free

BabelStream

【kokkosRAJ▼

aka

Example successful SYCL projects

- The adaptive mesh refinement framework AMReX adapted SYCL and demonstrated performance matching native CUDA/HIP implementations
- Nobre N, Grant A, Chockalingam K, Guo X (2023) farscape-project/amrex-sycl (v1.0.1). Zenodo. https://doi.org/10.5281/zenodo.8020802, https://github.com/farscape-project/amrex-sycl
- The AMReX Development Team (2023) AMReX-Codes/amrex: AMReX 23.06 (23.06). Zenodo. https://doi.org/10.5281/zenodo.7995865







* Results in this chart are published in this GitHub project developed by N Nobre, a working repository adding Nvidia and AMD targets for AMReX using SYCL https://github.com/farscape-project/amrex-

28

Example successful SYCL projects

- **PANDA experiment** at FAIR, GSI evaluated SYCL for their tracking software ٠
- Found excellent performance on GPU and CPU, planning FPGA optimisation in the future •
- Sobol B, Korcyl G (2023) Particle track reconstruction on heterogeneous platforms with SYCL, • presentation at IWOCL 2023

 - We believe SYCL is a promising option for the use caseFor prototyping, evaluating performance over platforms AND production use
 - *Can provide satisfying and competitive performance with portability*





* Charts taken from this presentation: https://www.iwocl.org/wp-content/uploads/iwocl-2023-Bartosz-Sobol-1533.pdf

Example successful SYCL projects

WIZer Batteries

- Project to build novel High-Performance Hybrid Batteries for Electric Vehicles
- Collaboration led by Williams Advanced Engineering.
- Codeplay's role: Accelerating Battery Models run by Battery Management System via SYCL.



https://www.imperial.ac.uk/news/186707/building-better-batteries-your-future-electric/

Summary

- SYCL brings you **performance portability** across different architectures and vendors
- Use standard C++ to write parallel computing projects
- Intel oneAPI toolkit with Codeplay plugins bring NVIDIA/AMD GPU performance for SYCL matching the native APIs (CUDA/HIP)
- Find guides and support in Codeplay's <u>developer website</u>
- Contact us about your SYCL projects



Enable AI & HPC to be Open, Safe and Accessible to Al

Notices & Disclaimers

Performance varies by use, configuration and other factors.

Performance results are based on testing as of dates shown in configurations and may not reflect all publicly available updates. See backup for configuration details. No product or component can be absolutely secure.

Your costs and results may vary.

Intel technologies may require enabled hardware, software or service activation.

© Codeplay Software Ltd.. Codeplay, Intel, the Intel logo, and other Intel marks are trademarks of Intel Corporation or its subsidiaries. Other names and brands may be claimed as the property of others.

