

SYCL in HPC

Peter Žužek, Senior Software Engineer, SYCL Performance

Workshop on Efficient Computing for High Energy Physics, Edinburgh February 18th 2020

Leadership Products Enabling Advanced Applications on Complex Processor Systems

Company

High-performance software solutions for custom heterogeneous systems

Enabling the toughest processor systems with open-standards-based tools and middleware

Established 2002 in Scotland, UK

Products

ComputeCpp[™] C++ platform with SYCL, enabling vision and machine learning applications e.g. TensorFlow[™]

<u> Compute</u>Aorta[®]

The heart of Codeplay's compute technology, enabling OpenCL™, SPIR™, HSA™ and Vulkan™





Codeplay staff are closely involved in defining new open standards







- Single source heterogeneous programming model
 - Designed to run on host device, CPU, GPU, FPGA, DSP, accelerators ...
- Cross platform, open standard alternative to CUDA
- Entirely standard C++
 - No #pragma, restrict, <<<range>>>
 - Long term aim: ISO C++

```
_vector<int> add vectors(const vector<int>& a,
 #include <CL/sycl.hpp>
 using namespace cl::sycl;
                                                                           const vector<int>& b) {
                                                     const auto N = a.size();
 #include <vector>
                                                     buffer<int, 1> bufA(a.data(), range<1>{N});
 using std::vector;
                                                     buffer<int, 1> bufB(b.data(), range<1>{N});
 vector<int> add_vectors(const vector<int>& a,
                                                     vector<int> c(N);
                         const vector<int>& b);
                                                     buffer<int, 1> bufC(c.data(), range<1>{N});
                                                     queue myQueue;
_int main() {
   vector<int> a{1, 2, 3, 4, 5};
                                                     myQueue.submit([&](handler& cgh) {
   vector<int> b{6, 7, 8, 9, 10};
                                                       auto A = bufA.get_access<access::mode::read>(cgh);
   auto c = add_vectors(a, b);
                                                       auto B = bufB.get access<access::mode::read>(cgh);
   return 0;
                                                       auto C = bufC.get access<access::mode::write>(cgh);
                                                       cgh.parallel for<class add>(
                                                         range<1>{N},
                                                         [=](id<1> i) {
                                                           C[i] = A[i] + B[i];
                                                      );
                                                     });
                                                     return c;
```

ComputeCpp compilation



() codeplay[®]

Asynchronous Execution

- Command queue submissions are asynchronous by default
 - Can throw asynchronous exceptions -> async_handler
- Automatic management of data movement
- Can wait on events for manual synchronization

```
wector<float> add_vectors(const vector<float>& a, const vector<float>& b) {
   const auto N = a.size();
   const auto bufRange = range<1>{N};
   queue myQueue;
   buffer<float> bufA{bufRange};
  myQueue.submit([&](handler& cgh) {
Ē
     auto acc = bufA.get_access<access::mode::discard_write>();
     cgh.copy(a.data(), acc);
   });
   buffer<float> bufB{bufRange};
  myQueue.submit([&](handler& cgh) {
Ξ
     auto acc = bufB.get access<access::mode::discard write>();
    cgh.copy(b.data(), acc);
   });
   vector<float> c(N, 0.f);
   bufA.set final data(c.data());
   myQueue.submit([&](handler& cgh) {
Ē
     auto A = bufA.get access<access::mode::read write>();
     auto B = bufB.get access<access::mode::read>();
     cgh.parallel_for<class vec_add>(bufRange, [=](id<1> i) { A[i] += B[i]; });
   });
   return c;
```

```
() codeplay<sup>®</sup>
```

SYCL Ecosystem

A range of open source project use SYCL to accelerate execution of complex algorithms



SYCL Implementations





oneAPI

- Unified, Cross-Architecture Programming Model
- SYCL with DPC++ and extensions
- oneAPI libraries
- Optimized for Intel hardware



Software platforms for AI acceleration





Device-specific graph compilers

•Limited capabilities, rarely used in production

•Non-standard, hard to integrate

NVIDIA CUDA

•Widely adopted, full-featured

• Proprietary, locked to NVIDIA GPUs

oneAPI®

Intel oneAPI

Industry-standard, full-featured
Optimized for Intel processors; GPU, AI, FPGA

The Open Acceleration Platform

Codeplay Acoran

Industry-standard, full-featured
Optimized for a wide range of platforms
Available for new processors

Compatible



Unified Shared Memory extension

- USM pointers
 - Same representation and same location for all devices
- Easier to port HPC code
- 4 levels
 - Explicit, Restricted, Concurrent, System

```
□ vector<float> add vectors(const vector<float>& inputA, const vector<float>& inputB) {
   const auto N = inputA.size();
   const auto bufRange = range<1>{N};
   queue myQueue;
   constexpr std::size t alignment = 64;
   using allocator_t = usm_allocator<float, usm::alloc::device, alignment>;
   const auto alloc = allocator t{myQueue};
   auto dataA = vector<float, allocator t>{alloc};
   dataA.reserve(N);
   event copyA = myQueue.memcpy(dataA.data(), inputA.data(), N);
   auto dataB = vector<float, allocator t>{alloc};
   dataB.reserve(N);
   event copyB = myQueue.memcpy(dataB.data(), inputB.data(), N);
   event kernelEvent = myQueue.submit([&](handler& cgh) {
     auto A = dataA.data();
     auto B = dataB.data();
     cgh.depends_on({copyA, copyB});
     cgh.parallel for<class vec add>(bufRange, [=](id<1> ID) {
      auto i = ID[0];
       A[i] += B[i];
     });
   });
   vector<float> c(N, 0.f);
   kernelEvent.wait();
   myQueue.memcpy(c.data(), dataA.data(), N).wait();
   return c;
```

() codeplay[®]

ComputeCpp[™]

- SYCL 1.2.1 Conformant (CTS)
- Optimized data movement
- Application tuning via configuration file
- Vendor specific optimizations
- Address space deduction
- Targets SPIR and SPIR-V devices
 - Experimental support for PTX and GCN

Who is using SYCL?

https://sycl.tech/research/

 Wigner Institute, Heriot Watt University, Stellar Group, UWS, Argonne NL, Lawrence Berkeley NL, DOE, Oak Ridge NL, Abertay University, TU Dresden....

Research Papers & Benchmarks

If you are looking at using SYCL as a programming model for heterogeneous and parallel software development there are a wide variety of published independent research papers. Here we have linked details for some of these papers.

Research Papers







SYCL Code Generation for Multigrid Methods

Authors: Stefan Groth, Christian Schmitt, Jürgen Teich, and Frank Hannig

Multigrid methods are fast and scalable numerical solvers design space for mplementing their algorithmic components. Code generation ap-proaches allow formulating multigrid methods on a higher level of abstraction that can then be used to define a problem and hardware-specific solution. Since these problems have considerable implementation variability, it is crucial to define..

Performance Portability of Multi-Material Performance portability of a Wilson Kernels **Dslash Stencil Operator Mini-App using**

Authors: Istvan Z. Reguly

Trying to improve performance, portability, and productivity ance portability and code divergence metrics, contrasting for partial differential equations (PDEs) that possess a large performance, portability, and productivity of an applicatio presents non-trivial trade-offs, which are often difficult to quantify. Recent work has developed metrics for performance portability, as well some aspects of productivity - in this case study, we present a set of challenging computational kernels nd their implementations from.

Kokkos and SYCL Authors: Balint Joo, Thorsten Kurth, M. A. Clark,

Jeongnim Kim, Christian R, Trott, Dan Ibanez, Dan Sunderland, Jack Deslippe

We describe our experiences in creating mini-apps for the Wilson-Dslash stencil operator for Lattice Quantum Chromo dynamics using the Kokkos and SYCL programming models. In particular we comment on the performance achieved on a variety of hardware architectures, limitations we have reached in both programming models and how these have been resolved by us, or may be resolved by the...



In the face of ever-slowing single-thread performance

communities increasingly turn toaccelerator parallelization

growthfor CPUs, the scientific and engineering

targeting distributed memory accelerator clusters

Authors: Jan Stephan, Dr. Wolfgang E, Nagel

Translated from German: "The purpose of this work is a comparative analysis of the programming models CUDA, SYCL and ROCm (or HC and HIP) on GPUs of the 1110 0-1

In this report, we are interested in applying the SYCL programming model to medical imaging applications for a study on performance portability and programming productivity. The SYCL standard specifies a cross-platform to tackle growing application workloads. Ex-isting means of abstraction layer that enables programming of heterogeneous computing systems using standard C++. As

() codeplay

Building the Foundation for Exascale Computing

2 INTEL XEON SCALABLE PROCESSORS "Sapphire Rapids"

6 X^E ARCHITECTURE BASED GPU'S "Ponte Vecchio"

> **ONEAPI** Unified programming model



DELIVERED IN 2021

LEADERSHIP PERFORMANCE For HPC, data analytics, AI

UNIFIED MEMORY ARCHITECTURE

Across CPU & GPU

ALL-TO-ALL CONNECTIVITY WITHIN NODE

Low latency, high bandwidth

UNPARALLELED I/O SCALABILITY ACROSS NODES

8 fabric endpoints per node, DAOS







- An open source project
- Learning materials for high performance programming
- Teaches common C++ features and uses open standards

More information at https://sycl.tech



Try out SYCL

- <u>https://developer.codeplay.com/</u>
- <u>https://support.codeplay.com/</u>
- <u>https://software.intel.com/en-us/oneapi</u>
- SYCL extensions
 - https://github.com/codeplaysoftware/standards-proposals
 - <u>https://github.com/intel/llvm/tree/sycl/sycl/doc/extensions</u>



We're Hiring. codentar.com/careers/

