Codesign with QCD

< □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > <

Peter Boyle, University of Edinburgh

- The Lattice QCD challenge
- Codesign with BlueGene/Q
- BG/Q performance
- Optimising for x86 multi-core (Archer...)
- Future: Optimising for Knights series

Wilson Dirac Operator

Usual Wilson matrix is

$$D_W(M) = M + 4 - rac{1}{2}D_{ ext{hop}},$$

where

$$D_{\rm hop} = (1 - \gamma_{\mu}) U_{\mu}(x) \delta_{x+\mu,y} + (1 + \gamma_{\mu}) U_{\mu}^{\dagger}(y) \delta_{x-\mu,y}$$
 (1)

Dirac equation is a classic sparse matrix problem

- · Geometrical decomposition on multiple nodes
- Halo exchange communication [4d]
- Time to solution critical
- Matrix is regular, structured, block band-diagonal Dense 3 × 3 complex blocks Different coefficients in each block



(Simplified) sparse matrix performance analysis

Model time to apply Wilson operator as $t_{Wilson} = Max\{t_{comm}, t_{fpu}, t_{memory}, t_{cache}\}$

Wilson operator D_W

- $2 \times 24L^4$ words to memory
- $9 \times 24L^4$ words to cache ¹
- $16 \times 12L^3$ words bidi comms

FPU

• $1320 \times L^4$ flops: 480 MADDS, 96 MULS, 264 ADDS

Challenge: design network and memory bandwidth so $t_{cache}, t_{comm}, t_{memory} \approx t_{fpu}$

Assumptions

- When coded right these will take place concurrently. The longest will determine time
- loop order will maximise cache reuse; count compulsory memory traffic
- Inverter working set does not fit in cache

¹ "cache" really means the highest level of memory at which reuse can occur. This may be some form of local memory on certain systems.

How fast can a computer go?

 $B_N/B_M/B_C$ are Network/Memory/Cache bandwidths (fp words/sec)

• Scalability limited when t_{comm} large \Rightarrow minimum sensible local volume L_{min}

$$\begin{array}{ll} t_{comm} \leq t_{cache} & \Longleftrightarrow & \frac{192L^3}{B_N} \leq \frac{216L^4}{B_C} \\ \Rightarrow & L_{min} \sim \frac{B_C}{B_N} \end{array}$$

- D_W scalability determined by ratio of network bandwidth to cache & memory bandwidth ²
- Maximum performance on a given total problem size N then determined by L_{min}. e.g.

$$\text{Performance} \sim \frac{1320 \times N^4}{t_{comm}} = \frac{1320 \times N^4 B_N^4}{192 \times B_C^3}$$

• Maximum performance and scalability fall as *fourth power* of network bandwidth.

 $^{^2}$ or floating point processing rate – whichever is rate limiter – usually bandwidth $\langle e^{ij} \rangle \wedge \langle e^{ij$

Performance modelling

Architecture	Cache read BW/size	Memory BW/size	Network BW	$L_{min} \sim \frac{B_C}{B_N}$
BG/Q	410GB/s , 32MB	43GB/s, 16GB	40GB/s (30)	10 (8)
K-computer	??/6MB	64GB/s, 16GB	100GB/s 64GB/s	4
Cray XK6 (twin GPU)	??	354GB/s , 12GB	20 GB/s	18
GPU+infiniband 1:1	??	150GB/s , 6GB	5GB/s	30
GPU+infiniband 4:1	??	600GB/s , 24GB	5GB/s	120

◆□▶ ◆□▶ ◆三▶ ◆三▶ 三三 のへぐ

- GPUs + IB (1:1) will allow modest scaling on big volumes
- GPUs + IB (4:1) will not scale beyond one node on any reasonable lattice

Broadly two models emerging:

- Coherent many-core nodes: MPI \otimes OpenMP \otimes SIMD
- Accelerator nodes: MPI \otimes CUDA/OpenCL/OpenAcc/OpenMP 4.0

Machines: BlueGene/Q



Edinburgh/Columbia/IBM Collaboration

- Dec 2007 IBM Research, Edinburgh U., Columbia U. formed a collaboration agreement to jointly develop next generation of BlueGene.
- 2007-2011 PAB (UoE), Christ (CU), and Changhoan Kim (CU, now IBM) designed adaptive memory prefetch engine (L1P) as contractors. VHDL logic design, clock tree, test structures, timing closure and placement
 - QCD assembler and hardware prefetcher jointly developed → The design element of codesign is truly important

Track record

Four US patents in SC design ISC 2012 Gauss Award Twice Gordon Bell Prize Finalist JLQCD/TWQCD, UKQCD, RBC, HOTQCD, QCDSF have all used BFM Cineca, JuQueen, Sequoia, Mira, BlueJoule use "my L1p"

Can you find L1p in the next slide's die photo?



Hint: SRAMS are the rectangular blocks - match the SRAM pattern

BlueGene/Q die photo



E nar

ъ

SIMD optimisation

Bagel supports arbitrary width complex SIMD operations Intel Parallel Computing Centre signed April 2014 to enable KNC porting

- Remember why SIMD was easy on the Connection Machine!
 - Subdivide node volume into smaller virtual nodes
 - Spread virtual nodes across SIMD lanes (these were memory banks in CM5)
 - · Modifies data layout to align data parallel operations to SIMD hardware
- Data parallel operation on both virtual nodes is now simple
 - · Crossing between SIMD lanes restricted to during cshifts between virtual nodes
 - Code to treat N-virtual nodes is identical to scalar code for one, except datum is N fold bigger



SIMD made easy

- Optimised sequence of operations is *identical* for scalar complex and SIMD operation After BAGEL layout transformation despite different SIMD width
- O(100%) SIMD efficiency

BG/L(left, scalar complex) and BG/Q(right vector complex) assembler comparison

```
bt gt, __lab3
addi. %r9 . %r13 . 0
__lab3:
fxcxnpma 0 , 30 , 29 , 26
dcbt %r18.%r9
fxcxnpma 1 , 30 , 22 , 24
stfpdx 9,%r21,%r17
fxcxnpma 2 , 30 , 7 , 23
stfpdx 10,%r22,%r17
fxcxnpma 3 , 30 , 28 , 27
dcbt %r20,%r9
fxcxnpma 4 , 30 , 21 , 25
stfpdx 11,%r23,%r17
fxcxnpma 5, 30, 6, 31
la %r16, -1(%r16)
fxpmul 7 , 15 , 0
dcbt %r22,%r9
fxpmul 6 , 12 , 0
```

```
bt gt, __lab3
       addi %r9 . %r13 . 0
lab3:
       qvfxxnpmadd 0 , 29 , 30 , 26
       dcbt
               %r18.%r9
       qvfxxnpmadd 1 , 22 , 30 , 24
       gystfdx 9,%r21,%r17
       qvfxxnpmadd 2 , 7 , 30 , 23
       qvstfdx 10,%r22,%r17
       qvfxxnpmadd 3 , 28 , 30 , 27
       dcbt
               %r20.%r9
       gvfxxnpmadd 4 . 21 . 30 . 25
       gystfdx 11.%r23.%r17
       gvfxxnpmadd 5 , 6 , 30 , 31
       la %r16, -1(%r16)
       qvfxmul 7 , 15 , 0
       dcbt %r22,%r9
       qvfxmul 6 , 12 , 0
```

▲ロト ▲帰 ト ▲ ヨ ト ▲ ヨ ト ・ ヨ ・ の Q ()

Path to wider SIMD?



- Same transformation required to both exploit SIMD, gain read coalescence in GPU's.
- Language support for layout transformation is way forward World needs to resurrect CMfortran layout statements & conformable array operations
 - target threads & SIMD lanes instead of processing elements and memory banks
 - CoArrray's are close but explicit single control thread per image prevents targetting SIMD images

▲ロト ▲帰 ト ▲ ヨ ト ▲ ヨ ト ・ ヨ ・ の Q ()

- Conformable array operations automatically map to independent threads and independent SIMD ops.
- Plan: proof of concept in C++ container library

Efficient (and power efficient) computing in particle physics

< □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > <

Peter Boyle, University of Edinburgh

- The Lattice QCD challenge
- Optimising for BlueGene/Q
- BG/Q performance
- Optimising for x86 multi-core (Archer...)
- Future: Optimising for Knights series

Adaptive prefetch



▲□ > ▲□ > ▲ 三 > ▲ 三 > ● ④ < ④

Hybrid OpenMP/MPI code

Bagel uses 64 threads and one MPI process per node

- Long lived threads duration of solver
- Barrier synchronisation
 - minimises fork/join overhead
 - · External packet size is maximised giving best MPI bandwidth
 - Internal copying for MPI within node is eliminated
- Use L2 atomic operations to obtain best performance

Bagel DWF CG performance on Sequoia (48 racks, 50% machine)



Weak Scaling on $8^4 \times 16$ local volume

Thanks to Michael Buchoff, Pavlos Vranas, Joseph Wasem, Christopher Schroeder, Thomas Luu and Ron Soltz at Lawrence Livermore National Laboratory. Sustained 7.2 Pflop/s on 1.6 Million cores (Gordon Bell finalist 2013)

Efficient (and power efficient) computing in particle physics

Peter Boyle, University of Edinburgh

- The Lattice QCD challenge
- Optimising for BlueGene/Q
- BG/Q performance
- Optimising for x86 multi-core & many-core

Optimising for x86 multicore/manycore

Ivy-Bridge is aggressively out of order and compilers are improving.

- Good news! I do NOT recommend
 - Compiler development work
 - Optimising to the transistor level
- Bad news! I DO recommend targetting SIMD
 - For heaven's sake do this in a general way!!
- I credit useful discussions with Codeplay, Edinburgh compiler company
- Develop a general short vector class of variable (compile time determined) width.

- Transform legacy code from array-of-structs (AoS) \rightarrow Struct-of-array (SoA).
 - Strictly Array-of-structs-of-short-vectors [AoSoSV]
- Parameterise this transformation [layout opaque containers etc...].

▲□▶ ▲□▶ ▲□▶ ▲□▶ □ のQ@

Define performant classes vfloat, vdouble, vfcomplex, vzcomplex.

```
#if defined (AVX1) || defined (AVX2)
    typedef __m256 dvec;
#endif
#if defined (SSE2)
    typedef __m128 dvec;
#endif
#if defined (AVX512)
    typedef __m512 dvec;
#endif
#if defined (QPX)
    typedef vector4double dvec:
#endif
    class vdouble {
         dvec v:
     // Define arithmetic operators
        friend inline vdouble operator + (vdouble a, vdouble b);
        friend inline vdouble operator - (vdouble a, vdouble b);
        friend inline vdouble operator * (vdouble a, vdouble b);
        friend inline vdouble operator / (vdouble a, vdouble b);
        static int Nsimd(void) { return sizeof(dvec)/sizeof(double);}
```

Define performant classes vfloat, vdouble, vfcomplex, vzcomplex.

```
friend inline vdouble operator + (vdouble a, vdouble b) {
     vdouble ret:
#if defined (AVX1) || defined (AVX2)
          ret.v = _mm256_add_pd(a.v,b.v);
#endif
    return ret:
   1:
    friend inline vdouble operator * (vdouble a, vdouble b) {
      vdouble ret:
#if defined (AVX1) || defined (AVX2)
      ret.v = mm256 mul pd(a.v.b.v);
#endif
      return ret:
    }:
   friend inline void fmac (vdouble &y,vdouble a, vdouble x){
#if defined (AVX1) || defined (SSE2)
     y = a * x + y;
#endif
               // AVX 2 introduced FMA support. FMA4 eliminates a copy, but AVX only has FMA3
#ifdef AVX2
    // accelerates multiply accumulate, but not general multiply add
    y.v = _mm256_fmadd_pd(a.v, x.v, y.v);
#endif
   3
```

▲□▶ ▲□▶ ▲□▶ ▲□▶ □ のQ@

Apply Nsimd() small dense matrix multiplies in parallel:

```
// L1 resident
template<int N, class simd>
void matmul( simd * __restrict__ x,simd * __restrict__ y, simd *__restrict__ z)
    for(int i=0;i<N;i++){</pre>
        for(int j=0;j<N;j++){</pre>
             fmac(y[i*N+j],z[j],x[i]);
        3
    3
3
// Memory resident
template<int N,class simd>
void matmul_vec(int nmat, simd * __restrict__ x, simd * __restrict__ y, simd *__restrict__ z)
    for(int m=0:m<nmat:m++){</pre>
        for(int i=0:i<N:i++){</pre>
             for(int j=0; j<N; j++){</pre>
                 x[i]= x[i]+v[i*N+i]*z[i]:
             3
        3
        v+= N*N:
        x+= N:
        z+= N:
    }
}
```

Template parameter matrix size; known at compile time

Generates very efficient AVX/AVX2 code with clang

Ltmp4:

```
.cfi_def_cfa_register %rbp
        vmovaps (%rdx), %ymm0
        vmovaps 32(%rdx), %vmm1
        vmovaps 64(%rdx), %ymm2
       vmovaps 96(%rdx), %ymm3
        vmovaps 128(%rdx), %vmm4
        vmovaps 160(%rdx), %ymm5
        vmovaps 192(%rdx), %vmm6
        vmovaps 224(%rdx), %vmm7
        xorl
               %eax, %eax
        .align 4, 0x90
LBB0_1:
                                        ## %.preheader
                                        ## =>This Inner Loop Header: Depth=1
        vmulps (%rsi,%rax,8), %ymm0, %ymm8
       vaddps (%rdi,%rax), %ymm8, %ymm8
       vmulps 32(%rsi,%rax,8), %ymm1, %ymm9
       vaddps %ymm9, %ymm8, %ymm8
        vmulps 64(%rsi,%rax,8), %ymm2, %ymm9
       vaddps %ymm9, %ymm8, %ymm8
       vmulps 96(%rsi,%rax,8), %ymm3, %ymm9
       vaddps %ymm9, %ymm8, %ymm8
       vmulps 128(%rsi,%rax.8), %vmm4, %vmm9
       vaddps %ymm9, %ymm8, %ymm8
       vmulps 160(%rsi,%rax,8), %ymm5, %ymm9
       vaddps %ymm9, %ymm8, %ymm8
       vmulps 192(%rsi,%rax,8), %ymm6, %ymm9
       vaddps %ymm9, %ymm8, %ymm8
       vmulps 224(%rsi,%rax,8), %ymm7, %ymm9
       vaddps %ymm9, %ymm8, %ymm8
       vmovaps %ymm8, (%rdi,%rax)
        adda
               $32. %rax
               $256. %rax
                                       ## imm = 0x100
        cmpq
        ine
               LBBO 1
```

- Template parameter matrix size ¡8¿; known at compile time
- Generates very efficient AVX/AVX2 code with clang
- retains column vec x in registers ymm0-7; dependent chain accumulated in 🛌 🚊 🛷 🔍

Performance analysis

Test system

- FP pipeline
 - dual issue 8 wide single precision 2.3GHz.
 - Peak 16x2.3 = 36.8 Gflop/s per core single
 - Peak 8x2.3 = 18.4 Gflop/s per core double
- Memory system
 - Streams bandwidth benchmark reports 13GB/s.
 - Peak memory bandwidth 25.6GB/s.
- L1 resident results (should saturate FP pipe)
 - matmul with N=12 : 32Gflop/s
- DRAM resident results (78MB footprint should saturate memory bus)

▲ロト ▲帰ト ▲ヨト ▲ヨト 三日 - の々ぐ

- 32 bit arithmetic: 6.9 Gflop/s \leftrightarrow 16.2 Gbyte/s
- 64 bit arithmetic: 3.0 Gflop/s \leftrightarrow 14.0 Gbyte/s

Performance analysis

Conclusion:

- Correct use of AVX through clang compiler
 - saturates FP pipe from L1
 - and exceeds streams bandwidth from DRAM
- Dependent chains of register use by consecutive instructions relies on OoO execution
- Key Question: Will this be sufficient for Knights Corner/Knights landing???
 - KNC is *in order*, I am pursuing *both* evolution of BAGEL approach and this compiler approach

▲ロト ▲帰ト ▲ヨト ▲ヨト 三日 - の々ぐ

KNL is OoO and this is truly good news for compiled approaches

Efficient (and power efficient) computing in particle physics

Peter Boyle, University of Edinburgh

- The Lattice QCD challenge
- Optimising for BlueGene/Q
- BG/Q performance
- Optimising for x86 multi-core (Archer...)
- Future: Optimising for Knights series

Future plans

 Coding strategies may form basis of a useful EU library for high performance QCD? A better QDP++ than QDP++? Support for multiple grids?

• Align with Edinburgh IPCC and Intel as potential partner?

Conjugate gradient optimisation

2014: Developed new adaptive aggregate multigrid deflation algorithm (HDCG) arXiv:1402.2585

- 14x runtime algorithmic acceleration
- 30x saving in matrix multiplies.
- Single precision smoother & coarse grid; double precision outer.
- Can reduce comms precision in smoother to only seven mantissa bits without change in convergence rate

